

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

<REV>

<ECN>

<ECO\_DESCRIPTION>

<ECODATE>

SCHEM,MLB,VENUS,X425G

EVT 01/12/2015

Page

Contents

Sync

1

Table of Contents

MASTER

2

BOM Configuration

CLEAN\_X305

3

BOM Configuration

J15\_MLB

4

PD Parts

CLEAN\_X305G

5

CPU DMI/PEG/FDI/RSVD

CLEAN\_X305\_PEG

6

CPU Clock/Misc/JTAG/CFG

J15\_REFERENCE

7

CPU DDR3 Interfaces

J15\_REFERENCE

8

CPU Power

CLEAN\_X425

9

CPU Ground

J15\_REFERENCE

10

CPU Decoupling

CLEAN\_X305G

11

PCH RTC/HDA/JTAG/SATA/CLK

J15\_REFERENCE

12

PCH DMI/FDI/PM/GFX/PCI

J15\_REFERENCE

13

PCH PCI-E/USB

J15\_REFERENCE

14

PCH GPIO/MISC/NCTF

CLEAN\_X425

15

PCH Power

J15\_REFERENCE

16

PCH Grounds

J15\_REFERENCE

17

PCH DECOUPLING

CLEAN\_X425

18

CPU & PCH XDP

J15\_MLB

19

Chipset Support

CLEAN\_X425

20

Project Chipset Support

J15\_REFERENCE

21

CPU Memory S3 Support

CLEAN\_MAXWELL

22

DDR3 VREF MARGINING

CLEAN\_X425

23

DDR3 SDRAM Bank A (1 OF 2)

J15\_MLB

24

DDR3 SDRAM Bank A (2 OF 2)

J15\_MLB

25

DDR3 SDRAM Bank B (1 OF 2)

J15\_MLB

26

DDR3 SDRAM Bank B (2 OF 2)

J15\_MLB

27

DDR3 Termination

CLEAN\_X425

28

Thunderbolt Host (1 of 2)

T29\_RR

29

Thunderbolt Host (2 of 2)

CLEAN\_X425

30

Thunderbolt Mobile Support

CLEAN\_X305

31

Thunderbolt Connector A

CLEAN\_X425

32

Thunderbolt Connector B

CLEAN\_X425

33

X87 CONNECTOR

CLEAN\_X425

34

SSD Connector

CLEAN\_X425

35

Camera 1 of 2

CLEAN\_X425

36

Camera 2 of 2

CLEAN\_X425

37

USB 3.0 CONNECTORS

CLEAN\_X425

38

KEYBOARD/TRACKPAD (1 OF 2)

CLEAN\_X425G

39

KEYBOARD/TRACKPAD (2 OF 2)

CLEAN\_MAXWELL

40

SMC

CLEAN\_X305

41

SMC Shared Support

CLEAN\_X305

42

SMC Project Support

CLEAN\_X305G

43

SMBus Connections

CLEAN\_X305G

44

High Side Voltage and Current Sensing

CLEAN\_X305\_PEG

45

Load Side Voltage and Current Sensing

CLEAN\_X425G

46

Debug Sensors

CLEAN\_X305

47

GPU V/I Sensors

J45G\_AMD

48

Thermal Sensors

CHANG\_J45

49

Fan Connectors

J15\_MLB

Page

Contents

Sync

50

SPI Debug Connector

CLEAN\_X425

51

AUDIO:CODEC, ANALOG

J0E\_J45

52

AUDIO:CODEC, DIGITAL

J0E\_J45

53

AUDIO: SPEAKER AMP

J0E\_J45

54

AUDIO: JACK

CLEAN\_X305

55

AUDIO: JACK TRANSLATORS

CLEAN\_X305

56

DC-In & Battery Connectors

CLEAN\_X425

57

PBus Supply & Battery Charger

CLEAN\_X305

58

CPU VR12.5 VCC Regulator IC

CLEAN\_X425

59

CPU VR12.5 VCC Power Stage

CLEAN\_X425

60

1.35V DDR3L SUPPLY

CLEAN\_X305

61

5V / 3.3V Power Supply

CLEAN\_X425

62

1V05V POWER SUPPLY

CLEAN\_X305\_PEG

63

LCD/KBD Backlight Driver

CLEAN\_X425

64

Misc Power Supplies

CLEAN\_X305

65

X249 POWER SUPPLY

CLEAN\_MAXWELL

66

Power FETs

J45\_IG

67

Power Control 1/ENABLE

J45\_IG

68

Power Sequencing EG/PGOOD

MARY\_X425G

69

eDP Display Connector

MARY\_X425G

70

Venus PCI-E

MARY\_X425G

71

Venus CORE/FB POWER

MARY\_X425G

72

Venus FRAME BUFFER I/F

J45G\_AMD

73

0V95 GPU / 1V35 FB Power Supply

ADITYA\_X425G

74

GDDR5 Frame Buffer A

MARY\_X425G

75

GDDR5 Frame Buffer B

MARY\_X425G

76

Venus HDMI/DP/GPIO

MARY\_X425G

77

Venus GPIOs & STRAPS

MARY\_X425G

78

Venus DP PWR/GNDs

MARY\_X425G

79

GFX IMVP VCore Regulator

ADITYA\_X425G

80

VREG GPU VDDCI

ADITYA\_X425G

81

RIO Connectors

CLEAN\_MAXWELL

82

eDP Mux

MARY\_X425G

83

eDP Muxed Graphics Support

MARY\_X425G

84

Power Aliases

CLEAN\_X305

85

Signal Aliases

J15\_MLB

86

Functional Test Points

J15\_MLB

87

NC & No Test

J15\_MLB

88

PCB Rule Definitions

SIDLE\_J45

89

CPU Constraints

CLEAN\_X305\_PEG

90

PCH Constraints 1

SIDLE\_J45

91

PCH Constraints 2

CLEAN\_X305\_PEG

92

Memory Constraints

SIDLE\_J45

93

Thunderbolt Constraints

SIDLE\_J45

94

Camera Constraints

SIDLE\_J45

95

SMC Constraints

SIDLE\_J45

96

Project Specific Constraints

SIDLE\_J45

97

GPU (AMD VENUS) Constraints

J45G\_AMD

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00383	1	SCHEM,MLB,VENUS,X425G	SCH	CRITICAL	
820-00163	1	PCBP,MLB,VENUS,X425G	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=ABBREV

LAST\_MODIFIED=Mon, Jan 12 16:34:40 2015

DRAWING TITLE

<PART\_DESCRIPTION>

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

1 OF 119

SHEET

1 OF 97

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00042	COMMON PARTS,MLB,VENUS,X425G	X425_COMMON
985-00050	DEV_BOM,MLB,VENUS,X425G	X425_DEVEL:ENG
639-00682	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_HYNIX
639-00703	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_MICRON
639-00739	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_MICRON
639-00740	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX
639-00798	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_HYNIX
639-00799	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_MICRON
639-00800	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_MICRON
639-00801	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_HYNIX
639-00803	PCBA,MLB,VENUS,NOCPU,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,RAM:MICRON_1600,FB_4G_HYNIX
639-00974	PCBA,MLB,NOGPU,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX

## X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE,COMMON,X425_COMMON1,X425_COMMON2,X425_PROGPARTS,ACAPS:A2
X425_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CPUPEG:X8X4X4,S2_PWR:S0,SMC_SUSACK:YES
X425_COMMON2	EDP:YES,XDP,SSD_PWR_EN:GPIO,CAM_WAKE:NO,SAMCONN,APCLKRQ:ISOL,CRW_SPRT,WLAN_SW:SIL
X425_PVT	BKLT:PROD,SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE,BOOTROM_PROG:EVT,TBTROM:PROG,DPMUXMCU:PROG
X425_DEVEL:ENG	ALTERNATE,XDP_DEBUG,S0PGOOD_ISL,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,DPMUX_DEBUG,GPU_ROM:YES,SENSOR_GPU_NONPROD:Y
X425_DEVEL:DVT	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,DBGLED
X425_DEVEL:PVT	XDP_DEBUG
GFX_BOM	VENUS:XTA
XDP_DEBUG	XDP_CONN,XDP_PCH

## Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00058	1	CNW,SR12X,PRQ,C0,2,5,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW: BEST
337S00059	1	CNW,SR12V,PRQ,C0,2,8,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW: CTO
337S4542	1	IC,QEUV,1PT-M,MM7,C2,SR199,PRQ,FCBGA	U1100	CRITICAL	
338S1247	1	IC,TMT,FR-4C,A0,PRQ,C10,SR199,FCBGA288	U2800	CRITICAL	
338S1264	1	IC,BM15700A2,S2 PCIE CMRA,8X8,208PCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,QEMGA,96B FBGA	U4000	CRITICAL	
333S00032	32	IC,SDRAM,DDR3L-1600,4GBIT,78B FBGA		CRITICAL	HYNIX_1600
333S0660	32	IC,SDRAM,4GBIT,DDR3L-1600,V80A,78P, FBGA		CRITICAL	MICRON_1600
337S00116	1	IC,GPU,VENUS XTAAL,QK_29K29MM,FCBGA962	U8400	CRITICAL	VENUS:XTA
333S00027	4	IC,GD085,4GBIT,6GBPS,1.5V,25MM,BGA170	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_HYNIX
333S0766	4	IC,GD085,4GBIT,6GBPS,128MX32,25NM,170BGA	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_MICRON

## DRAM SPD Straps


BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L

## COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00042	1	COMMON PARTS,MLB,VENUS,X425G	BASE	CRITICAL	BASE_BOM
985-00050	1	DEV,MLB,VENUS,X425G	DEVEL	CRITICAL	DEVEL_BOM

SYNCH MASTER=CLEAN X305		SYNCH DATE=05/30/2014	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH NUM&gt;</b>	
		SIZE <b>D</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b>	
		PAGE <b>2 OF 119</b>	
		SHEET <b>2 OF 97</b>	





PD parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE DES-CURR 29993-0C	EDGE_BOND	CRITICAL	

SYNC MASTER=CLEAN X305G

SYNC DATE=08/08/2014

PD Parts

Apple Inc.

DRAWING NUMBER<SCH\_NUM>D

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE4 OF 119

SHEET4 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



NO TEST

TP0500	CPU DC A3 B3	TRUE	A3
	CPU DC A4		A4

NO TEST

TP0510	CPU DC A51		A51
	CPU DC A52 B52	TRUE	A52
	CPU DC A53 B53	TRUE	A53

NO TEST

TP0520	CPU DC B2 C3	TRUE	B2
	CPU DC A3 B3	TRUE	B3
	CPU DC A52 B52	TRUE	B52
	CPU DC A53 B53	TRUE	B53
	CPU DC B54 C54	TRUE	B54

NO TEST

TP0530	CPU DC BC1		BC1
	CPU DC BC54		BC54
	CPU DC BD1 BE1	TRUE	BD1

NO TEST

TP0521	CPU DC BF4		BF4
--------	------------	--	-----

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

NO TEST

TP0531	CPU DC BF51		BF51
	CPU DC BE52 BF52		BF52
	CPU DC BE53 BF53		BF53

NO TEST

TP0501	CPU DC C1 C2		C1
	CPU DC C1 C2		C2
	CPU DC B2 C3		C3

NO TEST

TP0501	CPU DC B54 C54		C54
	CPU DC D1		D1

NO TEST


TP0511	CPU DC D54		D54
--------	------------	--	-----


CPU Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

RSVD132	AN35	X	NC
RSVD133	AN37	X	NC
RSVD134	AF9	X	NC
RSVD135	AE9	X	NC
RSVD136	G14	X	NC
RSVD137	G17	X	NC
RSVD138	AD45	X	NC
RSVD139	AG45	X	NC







NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA  
PPVCCIO S0 CPU  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V


PLACE\_NEAR=U0500.C50:50.8mm  
PLACE\_SIDE=BOTTOM  
PPVCC S0 CPU  
PPVCOMP S0 CPU  
Max load: 300mA  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V

CPU VIDALERT L  
CPU VIDSCLK  
CPU VIDSOUT  
CPU PWR DEBUG  
TP CPU RSVD TP75  
TP CPU RSVD TP76  
TP CPU IVR ERROR  
TP CPU RSVD TP78


R0802.2: PLACE\_NEAR=U0500.J50:2.54mm  
R0810.2: PLACE\_NEAR=U0500.J53:38mm  
R0800.2: PLACE\_NEAR=R0810.1:2.54mm


Connections are required for BDW CPU support.

FC\_D5 D5 PP1V05 S0 CPU VCCST 10 19  
FC\_D3 D3 CPU VCCST PWRGD 19


SYNC MASTER=CLEAN X425		SYNC DATE=10/31/2014	
PAGE TITLE			
CPU Power			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  IV ALL RIGHTS RESERVED		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	8 OF 119
		SHEET	8 OF 97





SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
CPU Ground			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		9 OF 119	
		SHEET	
		9 OF 97	





SATA Port assignments:

Primary HDD/SSD (SATA only)

Secondary HDD/SSD (SATA only)

Reserved: ODD

Unused

PCIe:  
Reserved: Ethernet  
(if not combo w/SD Card)

Unused


NOTE: ENET pair only used if SD Card Reader is USB3.


Unused clock terminations for FCIM Mode


NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks.  
PEG-attached (CPU) PCIe devices must use one set,  
while PCH-attached PCIe devices use the other set.  
If 2 or less devices are attached to PEG the  
CLKOUT\_PEG outputs can be used for those devices.


Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH RTC/HDA/JTAG/SATA/CLK			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	11 OF 119
IV ALL RIGHTS RESERVED		SHEET	11 OF 97









Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=U15 REFERENCE

SYNC DATE=12/18/2012

PAGE TITLE

PCH Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM> D

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

15 OF 119


SHEET

15 OF 97










8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## DGII, DWBOK, Generation



NOTE: ALL\_SYS\_PWRGD must remain low until at least 5ms after all rails are valid.

```
BYPASS=U1950::5MM
```



DDU 33MIL- Global




## PCIE ME Disable Strap

System R1C Power Source & 32KHZ / 25MHZ Clock Generator	
VDDIO 25M A: SB power rail for XTAL circuit.	<p>If high, ME is disabled. This allows for full re-flashing of SPI ROM.</p> <p>SMC controls strap enable to allow in-field control of strap setting.</p>

[illegible]

GreenClk 25MHz Power 21 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 PP3V3 S5 No bypass necessary

NOTE: SLG3NB148A provides slow rising



**Chipset Support**


PCU ME Disable Straps

BCH uses HDA SPD as a power-up strap. If low, ME functions normally.




Timing diagram for C1905 and R1905. The diagram shows signals VIOE\_25M\_B, VIOE\_25M\_C, 25M\_A, and SYSClk\_CLK25M\_SB. A legend indicates SYNC\_MASTER=CLEAN X425 and SYNC\_DATE=10/31/2014.

## RIO SD Card Reader Support




### Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




### Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




## GS3 Connector Support


DEVSLP not supported on LPT-H




## Camera power-up sequencing Support



## LCD HPD Inverter




## HDMI HPD pull-down




## Falcon Ridge Support

RR output is open-drain, no isolation necessary




## Falcon Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa  
Isolation ensures no leakage to RR or PCH  
U2060 supports I/O's powered when VCC=0V




## PCH 33MHz Clock for DPMUX




## AP PCIe D2R test points




## Platform Reset Connections




## RAM Configuration Straps



## GPIO Glitch Prevention



## Camera PCIe D2R test points




PAGE TITLE		PAGE NUMBER	
Project Chipset Support		1	
Apple Inc.		2	
NOTICE OF PROPRIETARY PROPERTY:		3	
THE INFORMATION CONTAINED HEREIN IS THE		4	
THE POSSESSOR AGREES TO THE FOLLOWING:		5	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6	
II NOT TO REPRODUCE OR COPY IT		7	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		8	
IV ALL RIGHTS RESERVED		9	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3<->S0 transitions determines behavior of signals.  
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

CPUVDDQ\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### MEM S0 "PGOOD" for CPU



### MEMVTT Clamp


Ensures CKE signals are held low in S3





Step	SOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN		
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1		
1	1	0	1	1	1	1	1	1		
to	2	0	0	1	1	1	0	1		
3	3	0	0	1	X	1	0	0		
S3	4	0	0	1	X	1	0	1		
5	5	0	1	1	0 (*)	1	1	1		
to	6	0	1	1	1	1	1	1		
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1		


(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014	
PAGE TITLE			
CPU Memory S3 Support			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
Apple Inc.		REVISION	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		21 OF 119	
		SHEET	
		21 OF 97	









SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank A (2 OF 2)  
Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

SYNC DATE=10/31/2012  
DRAWING NUMBER  
<SCH NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
24 OF 119  
SHEET  
24 OF 97








SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank B (1 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
25 OF 119  
SHEET  
25 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank B (2 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
26 OF 119  
SHEET  
26 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED








EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE		Thunderbolt Host (2 of 2)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 119
		SHEET	29 OF 97


Page Notes


Power aliases required by this page:  
- =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
- =PP15V\_TBT\_REG (15V Boost Output)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
PAGE TITLE			
Thunderbolt Mobile Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	30 OF 119
		SHEET	30 OF 97

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



### Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	32 OF 119
		SHEET	31 OF 97
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)




### Thunderbolt Connector B




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		SHEET	32 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D

C

B


A


D


C


B

A



SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 119
		SHEET	34 OF 97





D

C

B

A


D

C

B

A

CAMERA SENSOR



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

SYNC\_MASTER=CLEAN\_X425

SYNC\_DATE=10/30/2014

Camera 2 of 2

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


40 OF 119


SHEET

36 OF 97














SMC12 Peci Support

42 40 28 20	SMC PME S4 DARK L	R5169	100K	1	2	5%	1/20W	MF	201
86 41 40 38	SMC ONOFF L	R5170	10K	1	2	5%	1/20W	MF	201
40	G3 POWERON L	R5172	10K	1	2	5%	1/20W	MF	201
86 42 40 38	SMC LID	R5171	100K	1	2	5%	1/20W	MF	201
40	SMC TX L	R5173	10K	1	2	5%	1/20W	MF	201
40	SMC RX L	R5174	100K	1	2	5%	1/20W	MF	201
90 40 37	SMC DEBUGPRT TX L	R5175	20K	1	2	5%	1/20W	MF	201
90 40 37	SMC DEBUGPRT RX L	R5176	20K	1	2	5%	1/20W	MF	201
86 50 40	SMC TMS	R5177	10K	1	2	5%	1/20W	MF	201
40	SMC TDO	R5178	10K	1	2	5%	1/20W	MF	201
40	SMC TDI	R5179	10K	1	2	5%	1/20W	MF	201
86 50 40	SMC TCK	R5180	10K	1	2	5%	1/20W	MF	201
40	SMC BIL BUTTON L	R5181	10K	1	2	5%	1/20W	MF	201
57 56 42 40	SMC BC ACOK	R5187	470K	1	2	5%	1/20W	MF	201
40	SMC S5 PWRGD VIN	R5192	100K	1	2	5%	1/20W	MF	201
40	SMC INT L	R5193	10K	1	2	5%	1/20W	MF	201
41 40	CPU THRMTRIP 3V3	R5194	100K	1	2	5%	1/20W	MF	201
40 19	SPI DESCRIPTOR OVERRIDE L	R5195	10K	1	2	5%	1/20W	MF	201

41 40	SMC THRMTRIP	R5186	10K	1	2	5%	1/20W	MF	201
40 30 29 19	SMC DELAYED PWRGD	R5191	100K	1	2	5%	1/20W	MF	201
67 61 40	SMC PM G2 EN	R5198	100K	1	2	5%	1/20W	MF	201
40 12	SMC ADAPTER EN	R5185	10K	1	2	5%	1/20W	MF	201
67 40	SMC S4 WAKESRC EN	R5190	100K	1	2	5%	1/20W	MF	201
86 40 33	WIFI EVENT L	R5189	10K	1	2	5%	1/20W	MF	201

SYNC MASTER=CLEAN X305

SYNC DATE=06/24/2014

SMC Shared Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

51 OF 119

SHEET

41 OF 97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	

SMC Project Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


52 OF 119


SHEET

42 OF 97








SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014			
PAGE TITLE					
High Side Voltage and Current Sensing					
 Apple Inc.	DRAWING NUMBER		SIZE		
	<SCH_NUM>		D		
	REVISION		<E4LABEL>		
	BRANCH		<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE		
			54 OF 119		
			SHEET		
			44 OF 97		









SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B



A


D

C


B

A




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Fan Connectors			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		60 OF 119	
		SHEET	
		49 OF 97	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE





PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5




SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
 Apple Inc.		DRAWING NUMBER <SCH_NUM> D	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 62 OF 119	
		SHEET 51 OF 97	




4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
APN: 353S2888 & 353S2958  
GAIN = +3 DB  
1ST ORDER FC (L&R) = NOM 569 HZ  
1ST ORDER FC (SUB) = NOM 9 HZ




SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 119
		SHEET	53 OF 97







MagSafe DC Power Jack















DDR3L (1V35 S3) REGULATOR




SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
1.35V DDR3L SUPPLY			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
PAGE		74 OF 119	
SHEET		60 OF 97	





1V05 S0 REGULATOR




SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.		DRAWING NUMBER	SHEET
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	76 OF 119
		SHEET	62 OF 97

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM, 0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD




SYNCH MASTER<CLEAN X425		SYNCH DATE<10/30/2014	
PAGE TITLE			
LCD/KBD Backlight Driver			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b>  PAGE <b>77 OF 119</b>  SHEET <b>63 OF 97</b>	

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.  
Pull-ups (3) must be 51 ohms to support XDP (not required in production).  
70mA is required to support pull-ups. Alternative is strong voltage  
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.








PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	T101 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V

SYNC MASTER=CLEAN MAXWELL

SYNC DATE=07/02/2014

X249 POWER SUPPLY

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>

REVISION  
<E4LABEL>


BRANCH  
<BRANCH>

PAGE  
79 OF 119

SHEET  
65 OF 97

SIZE  
D





Mobile System Power State Table						
State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SLP_SUS_L	PM_SLP_S5_L	PM_SLP_S4_L
Run (S0)	X	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	0
Deep Sleep (dS4AC)	0	1	1	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0
Deep Sleep (dS4AC)	1	1	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0
Battery Off (G3HotAC)	toggle 3Hz	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0


SYNC MASTER=J45\_IG

SYNC DATE=07/01/2014


Power Control 1/ENABLE	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 81 OF 119 SHEET 67 OF 97

GPU Rails Power UP Sequencing

- Venus GPU requires rails to come up in the following order:
- 1) GPU\_3.3V
  - 2) GPU\_0V95 (BIF\_VDDC) & GPU\_1V8 (VDD\_CT)
  - 3) GPUVCORE
  - 4) VDDCI
  - 5) FB VRAM MVDD




EXT GPU PWRGD Pullup



- PGOOD ON SEQUENCE
1. GPU 3V3 GPU\_PGOOD1
  2. 0.95\_S0GPU GPU\_PGOOD6\_2
  3. 1V8\_GPU GPU\_PGOOD2
  4. GPUVCORE GPU\_PGOOD3
  5. VDDCI GPU\_PGOOD4
  6. FB MVDD GPU\_PGOOD5
- (GPU\_PGOOD6\_2 is up before 1V8GPU\_PGOOD after 3V3GPU\_PGOOD)


PCIE TEST STRUCTURES (FOR LAB USE)


Pending Layout. Can add more.




Power State Debug LEDs

(For development only)



SYNC MASTER=MARY X425G		SYNC DATE=09/11/2014	
PAGE TITLE			
Power Sequencing EG/PGOOD			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	82 OF 119
		SHEET	68 OF 97



LCD PANEL INTERFACE (eDP)

CRITICAL  
J8300  
20525-130E-01  
F-RT-SM

5V TCON Switch

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch

Part	TPS22904(353S3979)
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

LCD Panel HPD & AUX strapping

SYNC MASTER=MARY X425G

SYNC DATE=12/13/2014

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	83 OF 119
SHEET	69 OF 97

D

D

C


C

B

B

A

A



Page Notes

Power aliases required by this page:  
-->PPV95\_GPU\_PCIE


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

SYNC MASTER=MARY X425G

SYNC DATE=08/22/2014

Venus PCI-E

 Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE

84 OF 119

SHEET

70 OF 97



Page Notes

Power aliases required by this page:

- PPVCORE\_GPU
- PPV3V3\_GPU\_VDD1
- PPV3V3\_GPU\_VDD2
- PPV3V3\_GPU\_VDD3
- PPV3V3\_GPU\_VDD4
- PPV3V3\_GPU\_VDD5
- PPV3V3\_GPU\_VDD6
- PPV3V3\_GPU\_VDD7
- PPV3V3\_GPU\_VDD8
- PPV3V3\_GPU\_VDD9
- PPV3V3\_GPU\_VDD10
- PPV3V3\_GPU\_VDD11
- PPV3V3\_GPU\_VDD12
- PPV3V3\_GPU\_VDD13
- PPV3V3\_GPU\_VDD14
- PPV3V3\_GPU\_VDD15
- PPV3V3\_GPU\_VDD16
- PPV3V3\_GPU\_VDD17
- PPV3V3\_GPU\_VDD18
- PPV3V3\_GPU\_VDD19
- PPV3V3\_GPU\_VDD20
- PPV3V3\_GPU\_VDD21
- PPV3V3\_GPU\_VDD22
- PPV3V3\_GPU\_VDD23
- PPV3V3\_GPU\_VDD24
- PPV3V3\_GPU\_VDD25
- PPV3V3\_GPU\_VDD26
- PPV3V3\_GPU\_VDD27
- PPV3V3\_GPU\_VDD28
- PPV3V3\_GPU\_VDD29
- PPV3V3\_GPU\_VDD30
- PPV3V3\_GPU\_VDD31
- PPV3V3\_GPU\_VDD32
- PPV3V3\_GPU\_VDD33
- PPV3V3\_GPU\_VDD34
- PPV3V3\_GPU\_VDD35
- PPV3V3\_GPU\_VDD36
- PPV3V3\_GPU\_VDD37
- PPV3V3\_GPU\_VDD38
- PPV3V3\_GPU\_VDD39
- PPV3V3\_GPU\_VDD40
- PPV3V3\_GPU\_VDD41
- PPV3V3\_GPU\_VDD42
- PPV3V3\_GPU\_VDD43
- PPV3V3\_GPU\_VDD44
- PPV3V3\_GPU\_VDD45
- PPV3V3\_GPU\_VDD46
- PPV3V3\_GPU\_VDD47
- PPV3V3\_GPU\_VDD48
- PPV3V3\_GPU\_VDD49
- PPV3V3\_GPU\_VDD50
- PPV3V3\_GPU\_VDD51
- PPV3V3\_GPU\_VDD52
- PPV3V3\_GPU\_VDD53
- PPV3V3\_GPU\_VDD54
- PPV3V3\_GPU\_VDD55
- PPV3V3\_GPU\_VDD56
- PPV3V3\_GPU\_VDD57
- PPV3V3\_GPU\_VDD58
- PPV3V3\_GPU\_VDD59
- PPV3V3\_GPU\_VDD60
- PPV3V3\_GPU\_VDD61
- PPV3V3\_GPU\_VDD62
- PPV3V3\_GPU\_VDD63
- PPV3V3\_GPU\_VDD64
- PPV3V3\_GPU\_VDD65
- PPV3V3\_GPU\_VDD66
- PPV3V3\_GPU\_VDD67
- PPV3V3\_GPU\_VDD68
- PPV3V3\_GPU\_VDD69
- PPV3V3\_GPU\_VDD70
- PPV3V3\_GPU\_VDD71
- PPV3V3\_GPU\_VDD72
- PPV3V3\_GPU\_VDD73
- PPV3V3\_GPU\_VDD74
- PPV3V3\_GPU\_VDD75
- PPV3V3\_GPU\_VDD76
- PPV3V3\_GPU\_VDD77
- PPV3V3\_GPU\_VDD78
- PPV3V3\_GPU\_VDD79
- PPV3V3\_GPU\_VDD80
- PPV3V3\_GPU\_VDD81
- PPV3V3\_GPU\_VDD82
- PPV3V3\_GPU\_VDD83
- PPV3V3\_GPU\_VDD84
- PPV3V3\_GPU\_VDD85
- PPV3V3\_GPU\_VDD86
- PPV3V3\_GPU\_VDD87
- PPV3V3\_GPU\_VDD88
- PPV3V3\_GPU\_VDD89
- PPV3V3\_GPU\_VDD90
- PPV3V3\_GPU\_VDD91
- PPV3V3\_GPU\_VDD92
- PPV3V3\_GPU\_VDD93
- PPV3V3\_GPU\_VDD94
- PPV3V3\_GPU\_VDD95
- PPV3V3\_GPU\_VDD96
- PPV3V3\_GPU\_VDD97
- PPV3V3\_GPU\_VDD98
- PPV3V3\_GPU\_VDD99
- PPV3V3\_GPU\_VDD100

Signal aliases required by this page:

(NONE)

SDR options provided by this page:

(NONE)

VENUS CORE/FB POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNCH MASTER=MARY X425G

SYNCH DATE=09/22/2014

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


85 OF 119


71 OF 97




















Page Notes

Power aliases required by this page:

- +PP1V8\_GPU\_PFX
- +PP1V8\_GPU\_CD
- +PP1V8\_GPU\_EF
- +PP1V8\_GPU\_AB
- +PP1V8\_GPU\_CD
- +PP1V8\_GPU\_EF

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

(NONE)

CONFIG STRAPS - MLPS

-----

PCIe Gen3 Enabled, Full-Swing, TX De-Emp Enabled

VBIOS Disabled, Boot from EFI

VGA Enabled

All Ports Audio-Capable Display Output

256MB FB Aperture Size

EFI BOOT (NO ROM)

PS\_0: R9120=8.45K,R9211=2K,C9210=0.082uF

PS\_1: R9122=8.45K,R9213=2K,C9211NOSTUFF

PS\_2: R9214 NOSTUFF,R9215=4.75K,C9213=0.68uF

PS\_2: R9216 NOSTUFF,R9217=4.75K,C9213=0.68uF

GPIO\_28 pull low at power up

	PU(ohm)	PD(OHM)	C(uF)
PS_0			
EFI BOOT (NO ROM)	8.45K	2K	0.082
ROM BOOT	3.24K	5.62K	0.082
PS_1			
EFI BOOT (NO ROM)	8.45K	2K	NC
ROM BOOT	8.45K	2K	NC
PS_2			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	4.53K	4.99K	0.68
PS_3			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	NC	4.75K	0.68

SYNC MASTER=MARY X425G

SYNC DATE=09/22/2014

VENUS DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

92 OF 119


SHEET


78 OF 97



















# Functional Test Points

FUNC_TEST J3501 - airport	
TRUE AP CLKREQ O L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	91
TRUE PCIE AP D2R PI P	91
TRUE PCIE AP R2D N	33 91
TRUE PCIE AP R2D P	33 91
TRUE PCIE CLK100M AP CONN N	33 91
TRUE PCIE CLK100M AP CONN P	33 91
TRUE PCIE WAKE L	12 33 35 91
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 90
TRUE USB BT CONN P	33 90
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	36 94
TRUE MIPI CLK CONN P	36 94
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 94
TRUE MIPI DATA CONN P	36 94
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	

J9500 - rio coax	
TRUE HDMI EG CLK N	76 81 97
TRUE HDMI EG CLK P	76 81 97
TRUE HDMI EG DATA N<0>	76 81 97
TRUE HDMI EG DATA N<1>	76 81 97
TRUE HDMI EG DATA N<2>	76 81 97
TRUE HDMI EG DATA P<0>	76 81 97
TRUE HDMI EG DATA P<1>	76 81 97
TRUE HDMI EG DATA P<2>	76 81 97

TRUE USB3 SD D2R N	13 20 81 91
TRUE USB3 SD D2R P	13 20 81 91
TRUE USB3 SD R2D C N	13 20 81 91
TRUE USB3 SD R2D C P	13 20 81 91
TRUE USB3 EXTB D2R N	13 81 90
TRUE USB3 EXTB D2R P	13 81 90
TRUE USB3 EXTB R2D N	81 90
TRUE USB3 EXTB R2D P	81 90
TRUE USB EXTB N	13 81 90
TRUE USB EXTB P	13 81 90
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 81
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD	20 81 82
TRUE SMBUS PCH CLK	13 18 43 81 85 91
TRUE SMBUS PCH DATA	13 18 43 81 85 91
TRUE PM SLP S3 BUF L	51 66 67 81 82
TRUE PM SLP S4 L	12 21 33 37 40 67 81
TRUE PP3V3 S3	3X13 20 21 43 45 46 66 81 82
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	5X27 38 51 61 66 67 69 81 84
TRUE RIO SDCONN STATE CHANGE L	86
TRUE USB EXTB OC L	18 81
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC LID R	42
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X18 19 36 49 58 59 62 63 66
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X18 19 36 49 58 59 62 63 66
TRUE GND	5X

FUNC_TEST J6100 - spi	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC RESET L	40 41 50 57
TRUE SMC TCK	40 41 50
TRUE SMC TMS	40 41 50
TRUE SPIROM USE MLB	14 50
TRUE GND	2X

J4801 - ipd flex	
TRUE USB TPAD N	13 38 90
TRUE USB TPAD P	13 38 90
TRUE IOXP2 INT L	38
TRUE I2C IOXP SCL	38
TRUE I2C IOXP SDA	38
TRUE SMC PME S4 WAKE L	13 38 40 42
TRUE TPAD ACTUATOR THRMTTRIP L	38 65
TRUE TPAD VBUS EN	38 67
TRUE SMBUS SMC 2 S3 SCL	38 40 43 95
TRUE SMBUS SMC 2 S3 SDA	38 40 43 95
TRUE SMC LID	38 40 41 42
TRUE SMC ACTUATOR EN L	38 40
TRUE PPVIN S4 TPAD	4X38 45 84
TRUE GND ACTUATOR	4X38
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	81 84 85 86
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE WS CONTROL KBD	38
TRUE WS KBD1	38
TRUE WS KBD10	38
TRUE WS KBD11	38
TRUE WS KBD12	38
TRUE WS KBD13	38
TRUE WS KBD14	38
TRUE WS KBD15 CAP	38
TRUE WS KBD16 NUM	38
TRUE WS KBD17	38
TRUE WS KBD18	38
TRUE WS KBD19	38
TRUE WS KBD20	38
TRUE WS KBD21	38
TRUE WS KBD22	38
TRUE WS KBD23	38
TRUE WS KBD3	38
TRUE WS KBD4	38
TRUE WS KBD5	38
TRUE WS KBD6	38
TRUE WS KBD7	38
TRUE WS KBD8	38
TRUE WS KBD9	38
TRUE WS KBD ONOFF L	38
TRUE WS LEFT OPTION KBD	38
TRUE WS LEFT SHIFT KBD	38
TRUE GND	2X

J4915 - kbd bklt	
TRUE KDBKLT RETURN1	2X39 63
TRUE KDBKLT RETURN2	2X39 63
TRUE PPVOUT S0 KDBKLT	39 63
TRUE GND	4X

J6601 - mic	
TRUE DMIC CLK3	52 55
TRUE PP3V3 S0	66 67 68 69 82 83 84 86 96
TRUE DMIC SDA2	55
TRUE DMIC SDA3	52 55
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN L ID	52 55
TRUE SPKRCONN L OUT N	53 55 96
TRUE SPKRCONN L OUT P	53 55 96
TRUE SPKRCONN SL OUT N	53 55 96
TRUE SPKRCONN SL OUT P	53 55 96
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN R ID	52 55
TRUE SPKRCONN R OUT N	53 55 96
TRUE SPKRCONN R OUT P	53 55 96
TRUE SPKRCONN SR OUT N	53 55 96
TRUE SPKRCONN SR OUT P	53 55 96
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER SENSE	56
TRUE PP20V DCIN FUSE	2X16
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT G3H CONN	8X16 57
TRUE SMBUS SMC 5 G3 SCL	40 43 56 57 95
TRUE SMBUS SMC 5 G3 SDA	40 43 56 57 95
TRUE SYS DETECT L	56
TRUE GND	8X

J8300 - eDP	
TRUE DP INT AUX N	69 97
TRUE DP INT AUX P	69 97
TRUE DP INT ML N<0>	69 97
TRUE DP INT ML N<1>	69 97
TRUE DP INT ML N<2>	69 97
TRUE DP INT ML N<3>	69 97
TRUE DP INT ML P<0>	69 97
TRUE DP INT ML P<1>	69 97
TRUE DP INT ML P<2>	69 97
TRUE DP INT ML P<3>	69 97
TRUE LCD FSS	69 82 85
TRUE LCD HPD CONN	69
TRUE LCD BKLT PWM R	63 69
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C BKLT SDA	63 69 85
TRUE I2C BKLT SCL	63 69 85
TRUE PP5VR3V3 SW LCD	3X69
TRUE PPVOUT S0 LCDBKLT	63 69
TRUE GND	16X

Power Rails	
TRUE PM SLP S3 L	12 21 40 67
TRUE PPVTT S0 DDR	21 27 60 84
TRUE PP3V3 S0	66 67 68 69 82 83 84 86 96 34
TRUE PP3V3 S3	12 12 13 14 15 17 18 20 28
TRUE PP3V3 S5	86
TRUE PP3V3 S5 AVREF SMC	22 23 24 25 27 28 29 30 31 32 33
TRUE PP3V42 G3H	40 41
TRUE PP5V S0	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S3	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S5	21 36 60 66 67 84
TRUE PPBUS G3H	61 66 84
TRUE PPDCIN G3H	56 57 84
TRUE PPVCC S0 CPU	6 8 10 45 59 84
TRUE PPVTDDR S3	40 84
TRUE PP3V3 S0SW SSD	34 45 84
TRUE PP1V5 S0	21 12 13 15 17 19 52 64 67 81
TRUE PP1V35 S3	21 45 60 66 84

FUNC_TEST XDP	
TRUE XDP CPU TCK	6 18 89
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 89
TRUE XDP CPU TDO	6 18 89
TRUE XDP CPUPCH TRST L	6 18 89
TRUE XDP CPU TMS	6 18 89
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TDO	11 18
TRUE XDP CPU FREQ L	6 18 89
TRUE XDP CPU PRDY L	6 18 89
TRUE PM RSMRST L	12 67 91
TRUE PM PCH PWROK	12 19 91
TRUE PM SYSRST L	12 19 40 91
TRUE CPU CFG<3>	6 18 89
TRUE PP1V05 S0	10 14 15 17 18 41 62 67 84
TRUE GND	2X GND

FUNC_TEST Power Sequence	
TRUE SMC ONOFF L	38 40 41
TRUE PM DSW PWRGD	12 40 91
TRUE ALL SYS PWRGD	18 19 40 58 67
TRUE PM PCH SYS PWROK	12 18 19 40 91
TRUE PLT RESET L	12 18 20 21
TRUE LCD PWR EN	69 82
TRUE LCD BKLT EN	63 82

FUNC_TEST GPU_VENUS JTAG	
TRUE GPU JTAG TCK	76 77
TRUE GPU JTAG TDI	76 77
TRUE GPU JTAG TDO	76 77
TRUE GPU JTAG TMS	76 77
TRUE GPU JTAG TRST L	76 77
TRUE GPU PWRGOOD	76 77

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
Functional Test Points		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 97	



## X425G BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, P65BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

## Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNCH MASTER=SIDLE J45		SYNCH DATE=12/10/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		110 OF 119	
		SHEET	
		88 OF 97	



## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2N2S	*	=6X_DIELECTRIC	?	DMICKLK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2S2N	*	=3X_DIELECTRIC	?	DMICKLK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKLK2OTHER	*	=4X_DIELECTRIC	?	DMICKLK2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKLK2N2S
CLK_DMI	DMI_S2N	*	DMICKLK2S2N
CLK_DMI	*	*	DMICKLK2OTHER

### PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG3_2SAME	*	=4X_DIELECTRIC	?	PEG3_2SAME	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG3_TXRX	*	=8X_DIELECTRIC	?	PEG3_TXRX	TOP,BOTTOM	=12X_DIELECTRIC	?
PEG3_2OTHER	*	=5X_DIELECTRIC	?	PEG3_2OTHER	TOP,BOTTOM	=8X_DIELECTRIC	?
PEG3_2CLK	*	=8X_DIELECTRIC	?	PEG3_2CLK	TOP,BOTTOM	=12X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME	PEG3_*	=SAME	*	PEG3_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX	PEG3_R2D	PEG3_D2R	*	PEG3_TXRX
PEG_*	*	*	PEG_2OTHER	PEG3_*	*	*	PEG3_2OTHER
PEG_*	CLK_*	*	PEG_2CLK	PEG3_*	CLK_*	*	PEG3_2CLK

### DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2CLK	*	=7X_DIELECTRIC	?	HDMICKLK_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKLK_2DP	*	=6X_DIELECTRIC	?	HDMICKLK_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2OTHER	*	=7X_DIELECTRIC	?	HDMICKLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKLK_2DP
HDMI_CLK	*	*	HDMICKLK_2OTHER

DisplayPort/TMD8 intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMD8 TRACES: 13 INCHES.

## CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 87
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 87
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	5 12
FDI_CSYNCR	CPU_50S	CPU_AGTL	FDI_CSYNCR	5 12
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU P	4 11
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU N	4 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU CFG<19..0>	6 18 86
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP	11 87
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN	11 87
XDP_TDI	CPU_45S	CPU_ITP	XDP CPU TDI	6 18 86
XDP_TDO	CPU_45S	CPU_ITP	XDP CPU TDO	6 18 86
XDP_TMS	CPU_45S	CPU_ITP	XDP CPU TMS	6 18 86
XDP_TCK	CPU_45S	CPU_ITP	XDP CPU TCK	6 18 86
XDP_TRST_L	CPU_45S	CPU_ITP	XDP CRUPCH TRST_L	6 18 86
XDP_BPM	CPU_45S	CPU_ITP	XDP BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP CPU PRDY_L	6 18 86
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP CPU PREQ_L	6 18 86
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR_L	6 40
CPU_PECI	CPU_45S	CPU_VID	CPU Peci	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT_L	6 40 41 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>	6
CPU_VIDSOUT	CPU_45S	CPU_VID	CPU VIDSOUT	8 58
CPU_VIDCLK	CPU_45S	CPU_VID	CPU VIDCLK	8 58
CPU_VIDALERT_L	CPU_45S	CPU_VID	CPU VIDALERT_L	8 58
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	8 58
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	9 58
CPU_DIMMA_VREFDQ	MEM_12MIL		CPU DIMMA_VREFDQ	7 22
CPU_DIMMB_VREFDQ	MEM_12MIL		CPU DIMMB_VREFDQ	7 22
PPOV75_S3_MEM_VREFDQ_A			PPOV75_S3_MEM_VREFDQ_A	22 23 24 85 92
PPOV75_S3_MEM_VREFDQ_B			PPOV75_S3_MEM_VREFDQ_B	22 25 26 85
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C P<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C N<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R P<7..0>	70 85
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R N<7..0>	70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C P<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C N<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D P<7..0>	70
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D N<7..0>	70
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R P<3..0>	5 34 85
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C P<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D P<3..0>	34
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D N<3..0>	34
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 87
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 85
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 85

## DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N	12 83 85

## DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C N	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C N	28 83 97

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE		DRAWING NUMBER		SIZE
CPU Constraints		<SCH_NUM>		D
Apple Inc.		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		111 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET		89 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
WT_WAKE	*	=4X_DIELECTRIC	?	WT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

### USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

### PCH Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div></div>	SATA_R5D	SATA_R2D	NC SATA A R2D CP 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA A R2D CN 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA A D2RP 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA A D2RN 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA B R2D CP 11 87
<div></div>	SATA_85D	SATA_R2D	NC SATA B R2D CN 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA B D2RP 11 87
<div></div>	SATA_85D	SATA_D2R	NC SATA B D2RN 11 87
<div></div>			
<div></div>	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP PCH SATA RCOMP 11
<div></div>	USB_EXTN	USB_85D	USB USB EXTN P 13 37
<div></div>	USB_EXTN	USB_85D	USB USB EXTN N 13 37
<div></div>	USB_EXTN	USB_85D	USB USB EXTN MUXED P 37
<div></div>	USB_EXTN	USB_85D	USB USB EXTN MUXED N 37
<div></div>	USB_EXTN	USB_85D	USB USB LT1 P 37
<div></div>	USB_EXTN	USB_85D	USB USB LT1 N 37
<div></div>			
<div></div>	USB_NC	USB_85D	NC USB EXTCP 13 87
<div></div>	USB_NC	USB_85D	NC USB EXTCN 13 87
<div></div>	USB_NC	USB_85D	NC USB SDP 13 87
<div></div>	USB_NC	USB_85D	NC USB SDN 13 87
<div></div>	CPU_45S	CPU_ITP	SMC DEBUGPRT RX L 37 40 41
<div></div>	CPU_45S	CPU_ITP	SMC DEBUGPRT TX L 37 40 41
<div></div>	USB_SMC	USB_85D	NC USB SMCN 87
<div></div>	USB_SMC	USB_85D	NC USB SMCN 87
<div></div>			
<div></div>	USB_NC	USB_85D	NC USB 6P 13 87
<div></div>	USB_NC	USB_85D	NC USB 6N 13 87
<div></div>	USB_NC	USB_85D	NC USB 7P 13 87
<div></div>	USB_NC	USB_85D	NC USB 7N 13 87
<div></div>	USB_EXTB	USB_85D	USB USB EXTB P 13 81 86
<div></div>	USB_EXTB	USB_85D	USB USB EXTB N 13 81 86
<div></div>	USB_NC	USB_85D	NC USB EXTDN 13 87
<div></div>	USB_NC	USB_85D	NC USB EXTDN 13 87
<div></div>	USB_BT	USB_85D	USB BT P 13 33
<div></div>	USB_BT	USB_85D	USB BT N 13 33
<div></div>	USB_BT	USB_85D	USB BT CONN P 33 86
<div></div>	USB_BT	USB_85D	USB BT CONN N 33 86
<div></div>	USB_NC	USB_85D	NC USB IRP 13 87
<div></div>	USB_NC	USB_85D	NC USB IRN 13 87
<div></div>	USB_TPAD	USB_85D	USB USB TPAD P 13 38 86
<div></div>	USB_TPAD	USB_85D	USB USB TPAD N 13 38 86
<div></div>	USB_TPAD	USB_85D	USB USB TPAD R P
<div></div>	USB_TPAD	USB_85D	USB USB TPAD R N
<div></div>	PCH_USB_RBIAS	PCH_USB_RBIAS	USB USB RBIAS 13
<div></div>			
<div></div>	USB3_EXTN_RX	USB_85D	USB3 USB3_EXTN D2R P 13 37
<div></div>	USB3_EXTN_RX	USB_85D	USB3 USB3_EXTN D2R N 13 37
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTN D2R C P
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTN D2R C N
<div></div>	USB3_EXTN_TX	USB_85D	USB3 USB3_EXTN R2D P 37
<div></div>	USB3_EXTN_TX	USB_85D	USB3 USB3_EXTN R2D N 37
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTN R2D C P 13 37
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTN R2D C N 13 37
<div></div>	USB3_EXTB_RX	USB_85D	USB3 USB3_EXTB D2R P 13 81 86
<div></div>	USB3_EXTB_RX	USB_85D	USB3 USB3_EXTB D2R N 13 81 86
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTB D2R C P
<div></div>	USB_85D	USB3_D2R	USB3 USB3_EXTB D2R C N
<div></div>	USB3_EXTB_TX	USB_85D	USB3 USB3_EXTB R2D P 81 86
<div></div>	USB3_EXTB_TX	USB_85D	USB3 USB3_EXTB R2D N 81 86
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTB R2D C P 13 81
<div></div>	USB_85D	USB3_R2D	USB3 USB3_EXTB R2D C N 13 81
<div></div>	NC_USB3	USB_85D	NC USB3 USB3_EXTN D2RP 13 87
<div></div>	NC_USB3	USB_85D	NC USB3 USB3_EXTN D2RN 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3 USB3_EXTN R2D CP 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3 USB3_EXTN R2D CN 13 87
<div></div>	NC_USB3	USB_85D	NC USB3 USB3_EXTD D2RP 13 87
<div></div>	NC_USB3	USB_85D	NC USB3 USB3_EXTD D2RN 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3 USB3_EXTD R2D CP 13 87
<div></div>	USB_85D	USB3_R2D	NC USB3 USB3_EXTD R2D CN 13 87

### Clock Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div></div>	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW SYSCLK CLK32K RTC 11 19
<div></div>	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M SYSCLK CLK25M SB 11 19
<div></div>	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M SYSCLK CLK25M CAMERA 11
<div></div>	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M SYSCLK CLK25M TBT 19 28
<div></div>		CLK_25M_45S	CLK_25M SYSCLK CLK25M TBT R 28

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		112 OF 119	
		SHEET	
		90 OF 97	



## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

## Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

## Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK1	MEM_72D	MEM_CLK
MEM_B_CLK1	MEM_72D	MEM_CLK
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
		MEM_PWR
		MEM_PWR
		MEM_PWR

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012		
PAGE TITLE				
Memory Constraints				
	Apple Inc.	DRAWING NUMBER	SIZE	
		<SCH_NUM>	D	
	<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.</p> <p>THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION		
		<E4LABEL>		
		BRANCH		
		<BRANCH>		
		PAGE	114 OF 119	
		SHEET	92 OF 97	

## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

## Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

## TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_P_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	*	=3X_DIELECTRIC	?
TBTD_P_TXRX	*	=6X_DIELECTRIC	?
TBTD_P_2OTHER	*	=4X_DIELECTRIC	?









NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTD_P_*	=SAME	*	TBTD_P_2SAME
TBTD_P_R2D	TBTD_P_D2R	*	TBTD_P_TXRX
TBTD_P_*	*	*	TBTD_P_2OTHER

## Thunderbolt/DP Net Properties


ELECTRICAL CONSTRAINT SET		NET_TYPE		
PHYSICAL		SPACING		
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>	31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>	28 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>	28 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>	28 31 8
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>	28 31 8
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N	31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P	28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N	28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P	31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N	31
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>	32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C P<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C N<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML N<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>	32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C P<3>	28 32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C N<3>	28 32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML P<3>	32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML N<3>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>	28 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N	32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH C P	28 32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH C N	28 32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH P	32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH N	32

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_85D	DISPLAYPORT	DP_TBTSRC ML C P<3..0>
		DP_85D	DISPLAYPORT	DP_TBTSRC ML C N<3..0>
		DP_85D	DISPLAYPORT	DP_TBTSRC AUXCH C_P
		DP_85D	DISPLAYPORT	DP_TBTSRC AUXCH C_N
	TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT SPI CLK
	TBT_SPT_MOSI	TBT_SPT_45S	TBT_SPT	TBT SPI MOSI
	TBT_SPT_MISO	TBT_SPT_45S	TBT_SPT	TBT SPI MISO
	TBT_SPT_CS_L	TBT_SPT_45S	TBT_SPT	TBT SPI CS_L

Only used on hosts supporting Thunderbolt video-in

SYNCH MASTER=SIDLE J45		SYNCH DATE=12/10/2012	
PAGE 1114			
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	
		SIZE <b>D</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b>	
		PAGE <b>115 OF 119</b>	
		SHEET <b>93 OF 97</b>	

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND











### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 35 36
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 35 36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 35 36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 35 36
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 36 86
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 36 86
		S2_MEM_PWR	PP1V35_CAM 35 36
		S2_MEM_PWR	PP0V675_CAM_VREF 35 36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ 36





SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	116 OF 119
		SHEET	94 OF 97



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 40 43 86
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 40 43 86
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	40 43 48
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	40 43 48
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 40 43 48 69 76 85 86
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 40 43 48 69 76 85 86
 SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_S3_SCL	40 43 56 57 86
 SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	40 43 56 57 86
 SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	40 42

SMBus Charger Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	1T01_DIEFPAIR		CHGR_CSI_P	57
	1T01_DIEFPAIR		CHGR_CSI_N	57
	1T01_DIEFPAIR		CHGR_CSO_P	57
	1T01_DIEFPAIR		CHGR_CSO_N	57

SYNC\_MASTER=SIDLE\_J45

SYNC\_DATE=12/10/2012

PAGE\_TITLE

SMC Constraints

 Apple Inc.

DRAWING\_NUMBER

<SCH\_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

117 OF 119

SHEET

95 OF 97

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_I701_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPOVIDIS01	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_I701_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_I701_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	-2K_DIELECTRIC	?
THERM	*	-2K_DIELECTRIC	?
AUDIO	*	-2K_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GSD	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GRID	*	GRID_P2M04
CPU_VCCSENSE	GRID	*	GRID_P2M04

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_F2MM
GND	PCIE_*	*	GND_F2MM
GND	SATA_*	*	GND_F2MM
USB	GND	*	GND_F2MM
CLK_PCIE	SB_POWER	*	PWR_F2MM
SB_POWER	SATA_*	*	PWR_F2MM
USB	SB_POWER	*	PWR_F2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GOVN	*	y	0.100 MM	0.200 MM	3.000 MM	0.400 MM	0.200 MM

### AMD Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE				
		PHYSICAL	SPACING			
RES0	SENSE_DIFFPAIR	THERM_1701_45S	THERM	GPUFB_CS_P	47	73
RES0		THERM_1701_45S	THERM	GPUFB_CS_N	47	73
RES0	SENSE_DIFFPAIR	THERM_1701_45S	THERM	GPU_TDIODE_P	48	76
RES0		THERM_1701_45S	THERM	GPU_TDIODE_N	48	76
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPU_VDDCISENSE_P		
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPU_VDDCISENSE_N		
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPU_VDDCI_SENSE_XW_P		80
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPU_VDDCI_SENSE_XW_N		80
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPUVCORE_SENSE_P		79
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPUVCORE_SENSE_N		79
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_PP0V95_S0GPU_R_P		47
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_PP0V95_S0GPU_R_N		47
RES0	SENSE_DIFFPAIR	THERM_1701_45S	SENSE	VSNS_GPU_0V95_XW_P		73
RES0		THERM_1701_45S	SENSE	VSNS_GPU_0V95_XW_N		73
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	VDDCI50_CS_R_P		47
RES0		SENSE_1701_45S	SENSE	VDDCI50_CS_R_N		47
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	GPUFB_CS_R_P		47
RES0		SENSE_1701_45S	SENSE	GPUFB_CS_R_N		47
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	VSNS_GPU_VDDC_P		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	VSNS_GPU_VDDC_N		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	VSNS_GPU_VDDI_P		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	VSNS_GPU_VDDI_N		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_1V8_GPU_R_P		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_1V8_GPU_R_N		71
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_1V8_GPU_P		
RES0	SENSE_DIFFPAIR	SENSE_1701_45S	SENSE	ISNS_1V8_GPU_N		
RES0	SENSE_DIFFPAIR	THERM_1701_45S	SENSE	VSNS_GPU_FB_XW_P		73
RES0		THERM_1701_45S	SENSE	VSNS_GPU_FB_XW_N		73

## X425G Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL	TACTICS	TEST_TYPE	
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS CPUDDR P	46 66
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS CPUDDR N	46 66
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS CPU DDR R P	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS CPU DDR R N	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS D2 P	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS D2 N	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL P	46 69 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL N	46 69 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS D1 P	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS D1 N	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS D P	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS D N	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS 1V35 MEM P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS 1V35 MEM N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS 1V35 MEM R P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS 1V35 MEM R N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS AIRPORT P	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS AIRPORT N	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS AIRPORT R P	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS AIRPORT R N	46
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCDBKLT N	63
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCDBKLT P	63
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL N	46 69 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL P	46 69 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS PCH R P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS PCH R N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS TPAD P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS TPAD N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS OTHER5V P	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS OTHER5V N	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS OTHER3V3 P	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS OTHER3V3 N	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS COMPUTING P	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS COMPUTING N	44
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR ISNS P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR ISNS N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05 GPU PEX IOVDD SNS P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05 GPU PEX IOVDD SNS N	45
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	DIFFERENTIAL_PAIR CPUVR ISNS1 CPUVR ISNS1 P	45 59
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	CPUVR ISNS1 CPUVR ISNS1 N	45 59
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	CPUVR ISNS2 CPUVR ISNS2 P	45 59
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	CPUVR ISNS2 CPUVR ISNS2 N	45 59
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	CPUVR ISNS3 CPUVR ISNS3 P	45 59
R490	SENSE_DIEFFPAIR	THERM_45S_CPUVRSNS1	THERM	CPUVR ISNS3 CPUVR ISNS3 N	45 59
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR ISUM R P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR ISUM R N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS1 P	79 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS1 N	79 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS1 P	79 96
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS1 N	79 96
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS TBT N	45
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS TBT P	45
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS TBT R N	45
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS TBT R P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS SSD P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS SSD N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS SSD R P	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS SSD R N	45
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0 CS P	45 62
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0 CS N	45 62
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DIFFERENTIAL_PAIR PIV05S0 SENSE PIV05S0 SENSE P	62
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0 SENSE PIV05S0 SENSE N	62
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT THERMDP	28 48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT THERMDN	48
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR CSI R P	57
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR CSI R N	57
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR CSO R P	57
R490	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR CSO R N	57
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS2 P	79
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFximvp ISNS2 N	79
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS GPU P	47
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS HS GPU N	47
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_PP0V95_S0GPU_P	47 73
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_PP0V95_S0GPU_N	47 73
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	VDDCI90_CS_P	47 80
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	VDDCI90_CS_N	47 80
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPUTHMSNS D P	48
R490	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPUTHMSNS D N	48

## X425G Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
REF0	AUDIODIEF	AUDIO	AUD_SPKRAMP_RSUBIN_P
REF0	AUDIODIEF	AUDIO	AUD_SPKRAMP_RSUBIN_N
	AUDIODIEF	AUDIO	AUD_SPKRAMP_LSUBIN_P
	AUDIODIEF	AUDIO	AUD_SPKRAMP_LSUBIN_N
REF0	AUDIODIEF	AUDIO	RSUBIN_P
REF0	AUDIODIEF	AUDIO	RSUBIN_N
REF0	AUDIODIEF	AUDIO	LSUBIN_P
REF0	AUDIODIEF	AUDIO	LSUBIN_N
	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO2_R_P
	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO2_R_N
	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO2_L_P
	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO2_L_N
		AUDIODIEF	AUD_SPKRAMP_RIN_P
		AUDIODIEF	AUD_SPKRAMP_RIN_N
		AUDIODIEF	AUD_SPKRAMP_LIN_P
		AUDIODIEF	AUD_SPKRAMP_LIN_N
REF0		AUDIODIEF	SPKRAMP_RIN_P
REF0		AUDIODIEF	SPKRAMP_RIN_N
REF0		AUDIODIEF	SPKRAMP_LIN_P
REF0		AUDIODIEF	SPKRAMP_LIN_N
REF0	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_SL_OUT_P
REF0	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_SL_OUT_N
REF0	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_SR_OUT_P
REF0	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_SR_OUT_N
	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_L_OUT_P
	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_L_OUT_N
	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_R_OUT_P
	AUDIO_DIEFPAIR	DIEFPAIR	SPKRCONN_R_OUT_N
REF0	AUDIO_DIEFPAIR	DIEFPAIR	AUD_MIC_IN1_R_P
REF0	AUDIO_DIEFPAIR	DIEFPAIR	AUD_MIC_IN1_R_N
REF0	AUDIO_DIEFPAIR	DIEFPAIR	CODEC_HS_MIC_P
REF0	AUDIO_DIEFPAIR	DIEFPAIR	CODEC_HS_MIC_N
REF0	AUDIO_DIEFPAIR	DIEFPAIR	AUD_MIC_IN1_L_P
REF0		DIEFPAIR	AUD_MIC_IN1_L_N
REF0		DIEFPAIR	AUD_HS_MIC_P
REF0		DIEFPAIR	AUD_HS_MIC_N
REF0		DIEFPAIR	HS_MIC_P
REF0		DIEFPAIR	HS_MIC_N
REF0		DIEFPAIR	AUD_CONN_HS_MIC_P
REF0		DIEFPAIR	AUD_CONN_HS_MIC_N
REF0	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO3_R_P
REF0	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO3_R_N
REF0	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO3_L_P
REF0	AUDIO_DIEFPAIR	AUDIODIEF	AUD_LO3_L_N
		SR_POWER	PP3V3_S5
		SR_POWER	PP3V3_S0
		SB_POWER	PP1V35_S3RS0_CPUDDR
		GND	GND

SYNC MASTER-SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		118 OF 119	
		SHEET	
		96 OF 97	



